Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to the find critical path delay of a design using Design Compiler

Status
Not open for further replies.

anantha_09

Member level 4
Joined
Jan 28, 2007
Messages
75
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,771
how to the find critical path delay of a design using Design Compiler

any material would be of great help

thank you
 

sam536

Full Member level 5
Joined
Jul 4, 2007
Messages
245
Helped
50
Reputation
102
Reaction score
34
Trophy points
1,308
Location
Tokyo
Activity points
3,028
Re: critical path delay

report_constraint -all_viol -max_delay will give all violating paths in each path group. Path groups are depends on the number of clocks in your design(default) else u can also specify path groups ..

report_qor will also tells, in each path groups ,whats the path delay ..

Regards,
Sam
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top