how to synthesis synopsys -verilog compilation s(vcs)

[jayaneethipathy]

i am a beginner in synopsys tool.
plz help me to compile a verilog code in vcs and also in design vision..
i encountered problem in library setup
if i want a new lib or any existing lib........
existing lib means
where it wil be??
thank u