how to synthesis synopsys -verilog compilation s(vcs)

Status
Not open for further replies.

jayaneethipathy

Newbie level 2
Joined
Sep 18, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
india
Activity points
1,289
i am a beginner in synopsys tool.
plz help me to compile a verilog code in vcs and also in design vision..
i encountered problem in library setup
if i want a new lib or any existing lib........
existing lib means
where it wil be??
thank u
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…