Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] how to start hierarchical full chip implementation in encounter or ic compiler?

Status
Not open for further replies.
n.suresh60

n.suresh60

Junior Member level 3
Joined
Sep 15, 2013
Messages
25
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
Bengaluru
Activity points
1,428
Hi all,

anyone describe about how to start a chip implementation in a hierarchical top down flow?
like
*how to partition the design,
*how to do time Budgeting,
* how to do parallel top level sta, and block level sta,
* how to implement full chip with effective way with considering all the scenarios, issues?

finally how to start design and how to end?



thanks in advance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top