Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to solve clock (C26) and Tris state (Z9) violations in DFT?

Status
Not open for further replies.

dft_doubt

Newbie level 1
Joined
Dec 22, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
Hi,

Can you please help us to rectify the violations mentioned below:

DRC Report

Total violations: 3

2 CLOCK VIOLATIONS
2 Clock as data different from capture clock for stable cell violations (C26)

1 TRISTATE VIOLATION
1 Bidi bus driver enable affected by scan cell violation (Z9)

You can also suggest if we need to add any command to remove those violations in our script.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top