Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i want to simulate the harmanic distortion of the sampling&holding circuit of a pipeline ADC ,but i dont know how to do ?
can anybody help me?
thanks!!!
you can run a transient and then use calculator to specify which points are used for FFT, you should see distortion there. Be sure you sampled when the op settles.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.