Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to simulate for Latch-Up immunity using spice simulator

Status
Not open for further replies.
U

ultrafive

Newbie level 3
Joined
Jan 19, 2007
Messages
3
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,295
Hello All,

For IO designs, how to test/simulator for Latch-Up immunity using spice simulator for 400mA @125 degree C.

Thanks in advance,
 

It is impossible. To simulate with Spice you need a model. But latch-up is caused by unexpected parasitic elements. Because they are unexpected there is no model for them.
 

the main reason of latch-up comes from layout. so the rule of foundry must be abide, if your current is larger, the strict rule is necessary.
 

Re: How to simulate for Latch-Up immunity using spice simula

maybe it can't be simulatied now.but the fundry can provide some thumb.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top