How to simulate Core Generated Model of Xilinx....?

Status
Not open for further replies.

rakesh_aadhimoolam

Full Member level 4
Joined
Mar 14, 2006
Messages
206
Helped
19
Reputation
38
Reaction score
2
Trophy points
1,298
Activity points
2,751
Hi....

Yesterday i generated a counter in Xilinx Core generator...

How to simulate the same...is there any test bench model for that in Xilinx Itself...

Thanks
 

Project/New Sourece/Testbench WaveForm

BR.
ls000rhb
 

hai,
just give the inputs from test bench an simulate it

with regs,
kr
 

Dear Rakesh ,
Perform two task for simulating it :

1. U need to write ur own testbench
2. Do include the instances from unisims or simprims library which have been instantiated in ur generated design .

For linux the hierarchy for unisims goes as :

Xilinx/verilog/src/unisims
copy the instantiated models to ur simulations directory or give path to above directory in ur filelist .

cheers ,
Amit Tewarii
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…