Have you read the layout groundrules document for
the technology in question? These always (in my
experience) contain "cartoons" which show visually
the rule and the layers and relationships involved.
It's unlikely that poly area must be 0.1um. First, area
is square microns, not microns. Second, this is probably
a -minimum-, not an -equals-, unless you're in a very
low nanometers node with a single fixed geometry gate.
We have no idea what you did because you show
nothing.
DRC errors should display with highlighting of the
problem area. Compare this with the design rules
document illustrations and it should become more
evident, what the complaint is about.