Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to reduce the size of a design during synthesis

Status
Not open for further replies.

rashmidesai

Newbie level 5
Joined
Nov 23, 2012
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,329
hi all,
I am into static timing analysis department and i am new to this field. i have to reduce the size of the design.. the instance count in my design is some roughly 50000 n say suppose i have to reduce it to around 30k or so whats the procedure to do it
 

rca

Advanced Member level 4
Joined
May 20, 2010
Messages
1,485
Helped
354
Reputation
708
Reaction score
326
Trophy points
1,363
Location
Marin
Activity points
8,522
First you need to synthesize without any timing constraint, to see what is the smallest area you could have with your design. After by adding constraints you will add more buffer to fix timing.
If you did not reach the area, you need to change your rtl.
 

rashmidesai

Newbie level 5
Joined
Nov 23, 2012
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,329
by commenting some inputs and outputs reduce the cell count in the module?
 

kel8157

Full Member level 2
Joined
Nov 14, 2007
Messages
132
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,298
Activity points
2,017
by commenting some inputs and outputs reduce the cell count in the module?
Yes indeed. Synthesis is similar to trying to lose a few kilos of weight. :lol:
The easiest is as you said, cut off an arm and a leg from the fat person, it can reduce 50Kg to 30Kg in minutes.. :twisted:
Next logical way is to ask your boss to give you a training in synthesis. ;-)
Third is tough and may not work. Use compile with map effort high, and optimize for area. But I doubt that would cut 20Kg out of 50.. :|
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top