How to reduce the Data Delay time constraint?

Status
Not open for further replies.

Hugo17

Junior Member level 1
Joined
Oct 8, 2015
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
162
I do have a sdc-File with following time constraints:



After running the TimeQuest I get following waveform output to one data input to the FPGA .


Question:
With which time constraint I can reduce the Data Delay time (4.316ns)? :?:


Thanks in advance
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…