How to perform post-synthesis sim with synplify results?

Status
Not open for further replies.
S

snakebites

Junior Member level 2
Joined
Aug 14, 2002
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
CHINA
Activity points
99
The output of synplify is .vm. How to perform simulation with .vm files?
I just change .vm into .v,and perform sim in modelsim.Neither using testbench nor macro files(.do) can I give stimulus to input ports,such as clk, so the results are either 0 or x. BTW, modelsim didn't generate any error message during simulation.
What shou I do?
 


I think you need to double check you testbench and macro files.
The .vm is really the verilog netlist file.
 

pls tell me your mail.
i will give you a document.
you can understand.
good luck.
 

i have mailed you.
pls receive .
 

hey ljkong,
I'm facing the same issue, could you sed the document to me too?
Thanks

axms.pow@gmail.com

Regards,
Abhilash
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…