You just have to instanciate module header that would be semantically the same as VHDL entity. When the VHDL module is added to project and you want to use it inside Verilog module, you simply imagine that VHDL component is written in Verilog and use it as if it actually is.
Yes Alexium is right, just treat your VHDL enitity declaration as if it is a verilog module declaration. and do the same instantiation as in for verilog modules.
Thanks! In fact defparam is still supported in Modelsim, which is necessary at least as a legacy measure. But for some reason, not in mixed language designs, when instantiating VHDL components in Verilog text.
Thanks people, it really works for Xilinx ISE. Still have problems with modelsim !
Is there any workarounds for modelsim mixed language projects ?
I'm still not much experienced in verilog, I used only VHDL for 3 years.
yes the #() works in modelsim. I've been using this syntax over many modelsim versions: 6.6e (may be an even earlier version, but that's the oldest I have installed) up to 10.1b.
Have you tried a simple test case? Something like a VHDL register with a generic width and instantiate it in a Verilog top level?