Mar 12, 2011 #1 N newcpu Member level 4 Joined Oct 30, 2005 Messages 76 Helped 2 Reputation 4 Reaction score 0 Trophy points 1,286 Activity points 1,818 Hi, I want to replace those small SRAM/Register File compiled by memory compiler with standard logic (DFF). Could you help to provide some references? Thanks a lot. Best Regards, Newcpu
Hi, I want to replace those small SRAM/Register File compiled by memory compiler with standard logic (DFF). Could you help to provide some references? Thanks a lot. Best Regards, Newcpu
Mar 13, 2011 #2 L lostinxlation Advanced Member level 2 Joined Aug 19, 2010 Messages 699 Helped 197 Reputation 394 Reaction score 183 Trophy points 1,323 Location San Jose area Activity points 5,051 Have a bunch of flops with write enables and output muxes.
Mar 16, 2011 #3 Q qieda Full Member level 3 Joined Aug 15, 2006 Messages 150 Helped 47 Reputation 94 Reaction score 47 Trophy points 1,308 Activity points 2,174 see https://www.edaboard.com/threads/198795/
Mar 16, 2011 #4 I ic98 Member level 4 Joined Oct 1, 2010 Messages 76 Helped 14 Reputation 30 Reaction score 14 Trophy points 1,288 Activity points 1,696 See Leblebici's book on Digital IC Design
Mar 22, 2011 #5 N newcpu Member level 4 Joined Oct 30, 2005 Messages 76 Helped 2 Reputation 4 Reaction score 0 Trophy points 1,286 Activity points 1,818 Are there any simple method to verify the verilog code for this? Thanks a lot.
Mar 24, 2011 #6 N newcpu Member level 4 Joined Oct 30, 2005 Messages 76 Helped 2 Reputation 4 Reaction score 0 Trophy points 1,286 Activity points 1,818 How to design the decode logic for address? Thanks a lot.