Apr 21, 2014 #1 K kbkdec15 Junior Member level 1 Joined May 27, 2013 Messages 18 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,281 Activity points 1,397 How to handle "Range must be bounded by constant expressions" error in Verilog/SV?? i have gone through various forms and articles . i am not getting proper solution . please help me ?
How to handle "Range must be bounded by constant expressions" error in Verilog/SV?? i have gone through various forms and articles . i am not getting proper solution . please help me ?
Apr 21, 2014 #2 FvM Super Moderator Staff member Joined Jan 22, 2008 Messages 52,513 Helped 14,758 Reputation 29,798 Reaction score 14,128 Trophy points 1,393 Location Bochum, Germany Activity points 298,483 Re: How to handle "Range must be bounded by constant expressions" error in Verilog o You missed to post the problem.
Re: How to handle "Range must be bounded by constant expressions" error in Verilog o You missed to post the problem.