kbkdec15
Junior Member level 1
How to handle "Range must be bounded by constant expressions" error in Verilog/SV??
i have gone through various forms and articles . i am not getting proper solution . please help me ?
i have gone through various forms and articles . i am not getting proper solution . please help me ?