Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to get per flop power using prime time px?

Status
Not open for further replies.

bhrugurajsinh

Newbie level 3
Newbie level 3
Joined
Feb 17, 2010
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
India
Visit site
Activity points
1,304
I have a small verilog design and I am able to synthesize it and generate the gate level netlist for input to prime time.
Along with it I have the .SPEF file and .vcd file.
Currently I am able to get the power analysis reports for each subunit within the top level unit using Prime Time PX.
But now I want to get the power report for every flop within the subunit.
How can I generate that information?

Thanks in advance..!!
 

catch { set total [get_attribute [get_cell $design_to_report] total_power] }
catch { set dynamic [get_attribute [get_cell $design_to_report] dynamic_power] }
catch { set leakage [get_attribute [get_cell $design_to_report] leakage_power] }
catch { set switching [get_attribute [get_cell $design_to_report] switching_power] }
catch { set internal [get_attribute [get_cell $design_to_report] internal_power] }

"$design_to_report" could be an instance
 

Thanks..!!
Does the get_cell command give a the list of flops only or all the cells in the design_instance?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top