STA: Static Timing Analysis
For digital design timing analysis.
For mixed-signal design, we should simulation whole chip include digital and analog design, so I want to generate timing model of analog design.
Set up testbench for the timing parameters you're interested in and run spice simulations against different corners. Then you can map the results into the best, typical, and worst timings models.