Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to Generate the SIGNAL NAMES alone in CADENCE 16.5

Status
Not open for further replies.

RJJB

Newbie level 6
Joined
Nov 23, 2011
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,291
Location
Chennai., TN., INDIA
Activity points
1,380
hai to all.,

i need a Help.,

--> Is it possible to Generate the SIGNAL NAMES alone in DESIGN ENTRY CIS as like the netlist...??

--> Is there any option available in Either DESIGN ENTRY CIS or ALLEGRO DESIGN ENTRY HDL to GENERATE SINGLE PIN -- NETLIST ??

--> How to Generate and View the NETLIST in ALLEGRO DESIGN ENTRY HDL??


pls help me to Resolve this Problem....
 

Hi,
goto Tools> Reports> Netlist Reports.




Hope this is helpful

Shashi
 
  • Like
Reactions: RJJB

    RJJB

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top