Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to generate 8 Khz sync pulse with one clock high

Thread starter akshay.dhanawade
Start date Aug 12, 2010

Status: Not open for further replies.

Aug 12, 2010

#1

A

akshay.dhanawade

Newbie level 3

FPGA

plz tel me how to generate 8 Khz sync pulse with one clock high

Aug 12, 2010

#2

vipinlal

Full Member level 6

Give some more details of you expect some help from here.

Aug 13, 2010

#3

K

kalaiyarasan

Member level 1

IF U want to generate from 2MHz clock use a counter of 256 counts

Status: Not open for further replies.

Similar threads

H
How to generate circuit design in ADS using SDR plateform
- Started by hanen88
- Jun 1, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
Error when trying to refer to components generated by "for .. generate" loop VHDL
- Started by FlyingDutch
- Jul 16, 2023
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
VHDL. rewrite FOR LOOP using FOR GENERATE
- Started by 4pi
- Oct 26, 2023
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
Single pulse (one clock) generator in VHDL
- Started by FlyingDutch
- Mar 29, 2022
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
S
can one input clock port be connected to two MMCM for different frequency out?
- Started by skyworld_cy
- Dec 22, 2022
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top