Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I verified my design in RTL using VCS. And its function is ok. After I synthesized my design, it failed in netlist simulation. Now, what should I check and how? Thank you!
If the post simulation does not work, still u can have a try by downloading to FPGA. Check whether its working or not. Before downloading, make sure that all your timings are met.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.