Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
basically, there are 4 factors to decide the highest freq of a circuit:
1. in -> out delay
2. reg -> reg delay
3. in -> reg delay
4. reg -> out delay
the speed is limited by the longest delay of these four
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
