Hi,
I have a design with Verilog, simulated with irun. Is there a way to extract the hierarchy of the design? I would like to extract all ports of each level and probe them. thanks.
You can use the " . " (dot) operator to call the Ports and Internal signals.
For example if your top Tb is TB_TOP and your top module instance is TOP, and if there are modules instantiated inside the TOP as A1, A2, etc.
And if A2 have port called clk and if you want to access that port you can do like this :
TB_TOP.TOP.A2.clk
which will bring the clk port of A2