Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to do the phase noise analysis to a fractional frequency divider

Status
Not open for further replies.

pumpkinpbk

Newbie level 1
Joined
Oct 20, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
i want to know the phase noise of my fractional frequency divider, but since the fundemental freq (the input) must be an integer multiple of beat freq, i can't set it up properly.also the reset signals of my divider seem to fail my pnoise analysis.
So i wonder if there is another way to deliver the phase noise simulation or how to make it?
 

Why don't you arrange the divider ratio which is closest number of actual dividing ratio being as integer multiple of fundamental frequency?? It will give you an insight at least..
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top