It means an "Operation to determine the expected response of a circuit model, in the presence of faults, when a given set of test vectors is applied to its inputs. Fault simulation plays a pivotal role for test vector generation purposes."
For more information, you should search it with google.