Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It means an "Operation to determine the expected response of a circuit model, in the presence of faults, when a given set of test vectors is applied to its inputs. Fault simulation plays a pivotal role for test vector generation purposes."
For more information, you should search it with google.