Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to divide the frequency by any value ?

Status
Not open for further replies.

leongch

Member level 2
Joined
Dec 22, 2005
Messages
44
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,692
frequency divide by 1.6

hi all,
I would like to know, anywhere which we can divide the frequency to what ever value we want? For example divide by 1.3, 1.25... 1.7, 1.8 , 5.2 ect...

any ideas??

regards,
chongleong
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
637
Reputation
1,272
Reaction score
88
Trophy points
1,328
Location
USA
Activity points
33,176
frequency divide by 1.6

If you are using a modern Xilinx FPGA, try the frequency synthesizer in the DCM block. For example, to divide a clock by 1.6, set CLKFX_MULTIPLY to 5 and CLKFX_DIVIDE to 8.

The DCM synthesizer is fine for some applications, but not all. Sometimes an external PLL is the right choice.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top