Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to design the dead point for bandgap circuit?

Status
Not open for further replies.

lhlbluesky

Banned
Joined
Mar 30, 2007
Messages
558
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Location
china
Activity points
0
as we know, bandgap circuit has two stable operating points,so a start up circuit is needed;but i find that when i disable my start up circuit,and make vdd a fixed dc voltage, for example 1.8v for smic 0.18mm process, the output vref can still start up
after a longer time about 200ms;while i enable my circuit, the start up time is only 3ms or so;i guess the former appear because there is nonzero static leakage current in the circuit, so even if there is no strat up circuit, it can start up also after a long enough time,is that right?if not right , what is the correct case?

the other question, someone says the bandgap circuit needs a "dead point",that is the static stable operating point which appears for no start up circuit,i add nodeset for nmos bias transistor(gate=0) and pmos bias transistor(gate=vdd) to realize the "dead point"when i do my simulation, is that right? if not, how to design the "dead point" correctly?

pls give me some detailed advice,thanks all.
 

bandgap problem,also

Show the schematic!
 

bandgap problem,also

Introduce transistor mismatch into simulation circuit.
 

bandgap problem,also

So I thinke your right, my Prof. was once telling me that leakage current will charge the input Caps of the transistors on till the starting to operat normal. So if you want to power down somthing you have to pull down (or pull up) every transistor wiche could be dangures
 

Re: bandgap problem,also

I think you also consider the other case,vdd power up(0 to vdd), not fixed vdd,if this circuit (no start up circuit)can start up, your simulation result will be right,and also your said will be right.
 

bandgap problem,also

one: if you test your startup circuit ,you should set the vdd from 0 to 1.8 ,not fixing 1.8 .
the startup is accelerate the start up and disable the zero current condition .
two : i don't understand it ,pls discribe it clearly!
 

Re: bandgap problem,also

when simulation, the bandgap is not always die. why we need a startup circuit ,that is because there is a mismatch.

the dead point, you must set the point which will make your circuit un-work
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top