How to design and implement low power cmos?

Status
Not open for further replies.
C

carrot

Full Member level 3
Joined
Feb 23, 2004
Messages
182
Helped
9
Reputation
18
Reaction score
4
Trophy points
1,298
Location
Bangalore, India
Activity points
1,532
CMOS Design

hi

can anyone of u help me in suggesting how to design and implement low power cmos. if possible provide me good links.
 

Re: CMOS Design

If speed is not too important, use higher threshold transistors and the leakage follows the saturation current, so lower saturation current gives lower off state leakage. Also avoid narrow W transistors as the edge effects from the isolation formation are a good source of unpredictable leakage. Again larger L devices have lower off state leakage.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…