Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to design and implement low power cmos?

Status
Not open for further replies.

carrot

Full Member level 3
Joined
Feb 23, 2004
Messages
184
Helped
9
Reputation
18
Reaction score
4
Trophy points
1,298
Location
Bangalore, India
Activity points
1,532
CMOS Design

hi

can anyone of u help me in suggesting how to design and implement low power cmos. if possible provide me good links.
 

Colbhaidh

Full Member level 6
Joined
Aug 10, 2004
Messages
395
Helped
141
Reputation
280
Reaction score
98
Trophy points
1,308
Location
Scotland
Activity points
3,756
Re: CMOS Design

If speed is not too important, use higher threshold transistors and the leakage follows the saturation current, so lower saturation current gives lower off state leakage. Also avoid narrow W transistors as the edge effects from the isolation formation are a good source of unpredictable leakage. Again larger L devices have lower off state leakage.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top