Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to design a CMOS pll?

Status
Not open for further replies.
vijay_nag said:
hi!

there is also a chapter dedicated to digital PLL's in CMOS circuit design, layout and simulation by Boyce, Baker and Li. to be precise the chapter number is 19. i think it will give you good idea about the design. he has also given good explanation about the various building blocks that can be used. anyway, if you need any help you can always refer back to me. i am designing one myself. :). i have a collection of thesis works on the same topic. if you need them i can send them to you anytime.

regards,
vijay

Send me some....
 

northeast1 said:
jdlijj2 said:
I want to design a CMOS pll, how to begin?
give me some advices, which software is better or which book to read


1. Design the VCO to determine the Kvco.
2. Matlab behavior simulation for open loop and close loop simulation to determine
charge pump current and C1 C2 R
3. Design PFD Charge pump Counter and so on according to your matlab
parameters
4. SPICE simulation.

Divider N always consider in the first step. :D
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top