moonnightingale
Full Member level 6
I want to design a 3 bit binary shift register with parallel load facility. A control line Load/shift when asserted high loads external parallel inputs and when low causes shift right. Can u give me logic diagram of above stated register by using 2 D Flip Flops and 2-1 multiplexers.
Thanks
Thanks