Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to define the input power for LDMOS transistor?

Status
Not open for further replies.

slienteyes

Junior Member level 2
Joined
Mar 17, 2006
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,420
I want to see the optimum load of LDMOS transistor with load pull. But how to define the input power? How much should I use for input power?
 

Re: loadpull problem

usually, optimum load impedance is defined at 1dB compression point, and then you have to put related input power.
 

loadpull problem

you mean I need to tune the input power so as to get the 1dB compression point?
Optimum load impedance should be the compromise between power and efficiency. Normally, we don't choose impedance at 1dB compression point. Right?
 

Re: loadpull problem

Yes, you seep the input power to get the P1dB, but load impedance choice depends on the application you are focusing, if you want a tradeoff between output power and efficiency I advise you to plot the PAE & Pout contours of your device, that will help you to make a choice and get an idea .
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top