Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Skew is in a way decided by the process technology you are using, and the methodology you want to use for timing closure. It may be also dependent on the design and the floor plan. For 0.13um to 0.18um, 250ps should be reasonable.
A smaller skew will give a slightly larger latency. In general, the tool will build a tree with the smallest latency it can achieve. Thus, if the tool achieve a latency of 3ns, it deos not matter if you set a max of 4ns or 5ns. Most of the time even if you set a value less than 3ns, you will still get a value of around 3ns but wilth worst skew and more clock buffer inserted.
One approach is to use a relaxed skew and latency target. Note now the quality of the clock tree (skew,latency, number of buffer level, number of buffer...etc) and then tighten it without a significant drop in the quality.