tys
Junior Member level 1
i did chip simulation with post-layout netlist and got one mismatch (exp 0, got 1) in a scan pattern (totally about 1000 scan patterns).
how to debug this fail? or this can be masked in vectors? thanks.
how to debug this fail? or this can be masked in vectors? thanks.