How to connect two block diagrams in different projects in Quartus ii ?

Similar threads

• M

  How to solve this issue of "No Hardware" in Quartus 13

  • Started by MSAKARIM
  • Sep 3, 2023
  • Replies: 10

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  how to set global include in synplify, like vivado "set global include"

  • Started by skyworld_cy
  • Dec 21, 2023
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  Why wont Quartus Prime detect my FPGA?

  • Started by AstarothJx
  • Oct 14, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• B

  Quartus II 13.1 - Web Edition pin assign window question

  • Started by barnea10
  • Dec 28, 2022
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  can one input clock port be connected to two MMCM for different frequency out?

  • Started by skyworld_cy
  • Dec 22, 2022
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design