Non AMP

how to compile verilog package using debussy?

Thread starter richardhuang
Start date May 30, 2007

Status: Not open for further replies.

May 30, 2007

#1

R

richardhuang

Member level 2

compile debussy

I use Debussy tool to compile a verilog file which has a included package, How can
i make the tool to compile the package?

May 31, 2007

#2

T

tarkyss

Full Member level 6

debussy tool

you can specified the file with inlcude command in your verilog
and then compile the verilog file with vericom

Status: Not open for further replies.

Similar threads

R
How can I obtain an AST(Abstract Syntax Tree) format, from a given Verilog file by using the Slang tool?
- Started by rachee_
- Oct 27, 2023
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
M
Verilog/VHDL Verification Assistant
- Started by MrCiffa
- Mar 24, 2024
- Replies: 9
ASIC Design Methodologies and Tools (Digital)
U
How can I understand how is GDS connected to Verilog?
- Started by unixdaemon
- Jul 12, 2023
- Replies: 7
ASIC Design Methodologies and Tools (Digital)
J
Synopsys IC Compiler Verilog Parser Error
- Started by jastor1329
- Nov 1, 2023
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
B
[SOLVED] Signal coming as undefined in verilog behavioral simulation
- Started by bongosontan
- Mar 25, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)