Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to code nested FSM states in VHDL

Status
Not open for further replies.

omara007

Advanced Member level 4
Joined
Jan 6, 2003
Messages
1,238
Helped
50
Reputation
102
Reaction score
16
Trophy points
1,318
Location
Cairo/Egypt
Activity points
9,738
Nested FSM states

Hi folks

What is the best way to code nested FSM states in VHDL ? .. i.e. when we have a parent state (say X) that has more than one child states (say Y,Z, etc) that are all encapsulated inside it.
 

bapodradhairyab

Member level 3
Joined
Jan 5, 2010
Messages
58
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,288
Location
INDIA
Activity points
1,618
for that you need to pass one signal from state X that is enable of module that is called in side them main FSM, this submodule contains FSM that have the child states of X for say Y,Z etc...

Now from that submoudle pass one output signal that indicate completion of particular task and it is also indication for state change in main state machine that contains state X...

Simplest way is this to do so...

pass signal start for child states receive complete acknowledge from submodule
 

omara007

Advanced Member level 4
Joined
Jan 6, 2003
Messages
1,238
Helped
50
Reputation
102
Reaction score
16
Trophy points
1,318
Location
Cairo/Egypt
Activity points
9,738
what if the parent state is encapsulating the child states .. i.e. like having a parent sphere that has smaller child spheres inside it ..
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
49,136
Helped
14,380
Reputation
29,024
Reaction score
13,134
Trophy points
1,393
Location
Bochum, Germany
Activity points
283,226
The specification of hierarchical FSM behaviour isn't really a VHDL problem in my opinion. It just hast to be done unequivocally.

If you have the specification, you can directly write down the VHDL description, FSM is behavioural VHDL code anyway.

You have the choice of either coding it with hierarchical states or in a flattened representation. If you specified the behaviour
correctly, both should be functional equivalent.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top