Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to check LVS for such layout?

Status
Not open for further replies.

chris_li

Member level 2
Joined
Nov 7, 2005
Messages
42
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,569
Hi Guys, below is a portion snapshot of sub-block layout from P&R tool. Stdcell places back-to-back in each cellrow and power/gnd rail alternative supply stdcell.


For each power/gnd rail, VDD and VSS pin generated at the line end as illustrated left side, which is used to connect power/gnd net at top-level.


When run LVS by Calibre, those VDD and VSS extracted as separated ports, thus port number is not matching source's (note: source only has tow powre/gnd ports: VDD and VSS)


So, how to have Calibre identify rail pin "VDD" and "VSS" as only two ports?


lvs.png
 

GI

Member level 2
Joined
Nov 10, 2008
Messages
48
Helped
31
Reputation
62
Reaction score
31
Trophy points
1,298
Location
Istanbul/Turkiye
Activity points
1,721
Hi Chris,

You may need to provide calibre power & ground names like below:

LVS POWER NAME "VDD"
LVS GROUND NAME "VSS"

Best regards,
Gokhan
---
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top