Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to carried out the transient output voltage variation

Status
Not open for further replies.
J

Justin Teo

Newbie level 1
Joined
Apr 17, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
There is problem when i analysis my LDO design... I read the journal say it simulate by applying the transient load current signal and plotting out the transient output voltage...but i dun know how to carry it... the software that i used to simulate is cadence
 

Put a transient current load (idc) at the output and plot the output voltage!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top