Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to calculate the memory switching power

Status
Not open for further replies.

mysteriousandy

Newbie level 3
Joined
Jan 10, 2013
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,311
Hello,

I know the switching power formula is C * V^2 * f.
for standard cell, the C stands for output pin's load and the net load and input pin load which was driven.
For a memory, we provide the memory library file.
I would like to discuss the memory switching power in 3 scenarios.
No 1.
When we write a memory, the memory output Q bus would not toggle.
In the memory core, the memory cell are toggling. It should consume switching power.
How do we calculate the switching power?
Where can we find the capacitance and toggle rate to calculate switching power?
No 2.
When we read a memory, the memory cell are stable. The output Q bus are toggling.
Is that mean the Q bus's capacitance and load capacitance would be used to calculate the switching power?
No 3.
If there is no read or write to memory, is there possible to have switching power?

addition:
I know the memory was composed of memory cell, decoding logic, some sensitive amplifier circuit.
How to calculate the switching power consumption of those decoding logic and analog circuit?

Thanks very much
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top