Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Memory Stitching during scan

Mak444

Newbie
Newbie level 4
Joined
Jun 7, 2024
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
79
What do we actually stitch when we talk about memory stitching. This question arose because memory doesn't have flip-flops, so how can we stitch them in a scan chain?
Also how we deal with the stitched memories during ATPG?
 
What do we actually stitch when we talk about memory stitching. This question arose because memory doesn't have flip-flops, so how can we stitch them in a scan chain?
Also how we deal with the stitched memories during ATPG?

I have answer to first one.

First of all, there are 2 types of memories. With scan flip flops and without.

If you have memory with scan flip flops enabled then it will work as below,
Let's say your memory has 50 bits [b0 ... b49] and there are 3 such stitched memories.
So you will attach first memory's b49 to next memory's b0.
each memory will have their own scan chain (and flip flops) which traverse through each bit at each clock.
you will enter first data through b0 and wait for it's output at b49 after so many cycles.

And if it doesn't have those scan flip flops then you need to add extra logic outside the memory.
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top