Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi! i wrote verilog code for low power test pattern generation and i have to apply the test pattern for benchmark circuits and calculate fault coverage how to find out fault coverage in cadence tool kindly some one help me
In general, fault coverage is calculated as the ratio of faults detected by your test patterns vs. the total number of possible faults. You need fault simulation for this. Im not familiar with Cadence tool, just give you some hints, try to research more.