Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You can can it after P&R report.
Also, you can have a prevision after Sythesis report
For a place implementation inside the FPGA, use The Floorplanner editor.
All from Xilinx ISE tool.
hi,
i need to calculate the area consumed and power consumption.but these are not directly given in the synthesis report or PR report.
whether routing resources mean the no of slices,FF etc what we get in the synthesis report?
tomasulo,plz eloborate floorplanner editor.
thx.
Added after 5 hours 46 minutes:
hi,
what is the correct procedure for calculating delay.
In the syhthesis report we r getting maximum combinational path delay,whether we can take this value?
thx
If you are interested in area consumed that information is indeed given to you. It is listed as a percentage of the total device resources. This is then broken down to tell how many flip flops, how many registers, etc. have been utilized.
As for the power consumption you will have to use yet another tool, the power calculator, and refer back to your P&R report to get the information you need to input into the power calculator.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.