Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to build a buffer with fixed delay with different VDD

Status
Not open for further replies.
F

fuweidavid

Junior Member level 1
Joined
Apr 12, 2007
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,382
Hi

Anyone have an idea on how to build a inverter chain that can have pretty much fixed delay with a variable VDD?

For example, if VDD increase, the inverter chain will have faster speed, how can i have a tunable device so as to reduce the speed?

Wei
 

You need a voltage regulator for the inverter chain.
 

I agree, you have to some how eliminate the effect of VDD variation on the output, use a bandgap
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top