How many MOS transistors are required to implement full adder?

Status
Not open for further replies.
C

Chinni_001

Newbie level 1
Joined
Mar 28, 2016
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
Hai,

I am trying to implement full adder logic with the below 10 transistors circuit. I am using 180 nm technology. I am getting sum values properly. But observing some voltage degradation with respect to the Carry values.

Could anyone help me regarding what could be the possible reasons for this degradation w.r.t Carry values, and how I can resolve these issues.

Thanks and Regards,
Chinni
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…