Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How many MOS transistors are required to implement full adder?

Status
Not open for further replies.
C

Chinni_001

Newbie level 1
Joined
Mar 28, 2016
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
Hai,

I am trying to implement full adder logic with the below 10 transistors circuit. I am using 180 nm technology. I am getting sum values properly. But observing some voltage degradation with respect to the Carry values. 1.jpg

Could anyone help me regarding what could be the possible reasons for this degradation w.r.t Carry values, and how I can resolve these issues.

Thanks and Regards,
Chinni
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top