Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In power compiler 2003.12 version, it support a new command "insert_clcok_gating -module_level", but how to insure that it insert this kind of clock gating using TEST_MODE signal as its test enable signal?