Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how I can optimize space used of cpld or fpga?

Status
Not open for further replies.

prafiee

Newbie level 5
Joined
Feb 10, 2010
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,331
optimized space in vhdl

Dear every body
I want to know how I can optimize space used of cpld or fpga based on vhdl code to reduce consumed space. I think most of used space for my code (chich is unnormal) is due to presence of one 24 bits comparator:
if (ASig < 8e6) then
.......
end if;
 

amraldo

Advanced Member level 4
Joined
Aug 29, 2004
Messages
1,185
Helped
145
Reputation
290
Reaction score
40
Trophy points
1,328
Location
Egypt
Activity points
5,880
Re: optimized space in vhdl

Please read vhdl synthesis primer, the optimization chapter.
--
Amr Ali
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top