But if you try to work out by pen and paper when Reset is 0 and CK is 1 you will find you can't really find out what Q is. Does this circuit need some additional star-up circuitry?
Update : If I combine two of these circuits in the form of a phase frequency detector as shown below, the circuit works correctly. How is this happening?
In usual terminology, a D-FF is an edge triggered device. Technically it's implemented as a combination of two latches, see the circuit from a HC74 datasheet.
The "DFF" shown in your post isn't edge triggered and can't work for a phase-frequency detector.
The individual simulation of this block shows it's a falling edge triggered block.
I set Reset to 0 and have supplied a clock pulse of 1us period. And this is the output.
I don't see how the simulation waveform fit's the circuit. CK is obviously setting Q if CK =1 and Reset = 0.
I have to correct my previous statement. The circuit works like an edge triggered DFF with constant D=1, because the reset input is latched as long as ck inout is high. So a PFD made of two of these blocks and an AND gate should work.
So this circuit works as a edge-triggered DFF with D=1 right? But how do I visualize that in this drawing below? I want to manually see the 1's and 0's setting Q to 1. If clock is 1 what is next to set Q=1?
I have no problem to trace circuit operation on pencil and paper.
A rising CK edge sets Q if Reset is low. A high level of Reset resets Q. To release the reset state, CK must be turned low, which causes the intended edge sensitive behaviour.
I have no problem to trace circuit operation on pencil and paper.
A rising CK edge sets Q if Reset is low. A high level of Reset resets Q. To release the reset state, CK must be turned low, which causes the intended edge sensitive behaviour.
If Reset is 0. I don't know the output of the 4th NOR gate.
If clock is 1, the output of the first NOR gate is 0 which is the input of the second NOR gate. The output of the second NOR gate is Q.
So how do you obtain the second input of the second NOR gate to obtain Q?
Once again, in the figure I put ?
I can trace the circuit's behaviour if Reset is 1 though.